

## Features

- **HIGH PERFORMANCE E<sup>2</sup>CMOS® TECHNOLOGY**
  - 10 ns Maximum Propagation Delay
  - F<sub>max</sub> = 62.5 MHz
  - 7 ns Maximum from Clock Input to Data Output
  - TTL Compatible 12 mA Outputs
  - UltraMOS® Advanced CMOS Technology
- **50% REDUCTION IN POWER FROM BIPOLAR**
  - 75mA Typ I<sub>cc</sub> on Low Power Device
- **E<sup>2</sup> CELL TECHNOLOGY**
  - Reconfigurable Logic
  - Reprogrammable Cells
  - 100% Tested/100% Yields
  - High Speed Electrical Erasure (<100ms)
  - 20 Year Data Retention
- **EIGHT OUTPUT LOGIC MACROCELLS**
  - Maximum Flexibility for Complex Logic Designs
  - Programmable Output Polarity
  - Also Emulates 24-pin PAL® Devices with Full Function/ Fuse Map/Parametric Compatibility
- **PRELOAD AND POWER-ON RESET OF ALL REGISTERS**
  - 100% Functional Testability
- **APPLICATIONS INCLUDE:**
  - DMA Control
  - State Machine Control
  - High Speed Graphics Processing
  - Standard Logic Speed Upgrade
- **ELECTRONIC SIGNATURE FOR IDENTIFICATION**


## Description

The GAL20V8/883 is a high performance E<sup>2</sup>CMOS programmable logic devices processed in full compliance to MIL-STD-883. This military grade device combines a high performance CMOS process with Electrically Erasable (E<sup>2</sup>) floating gate technology to provide the highest speed/power performance available in the 883 qualified PLD market.

The generic GAL architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The GAL20V8/883 is capable of emulating all standard 24-pin PAL® devices with full function/fuse map/parametric compatibility.


Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. Therefore, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

## Functional Block Diagram



Select devices have been discontinued. See Ordering Information section for product status.

## Pin Configuration



Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

## Absolute Maximum Ratings<sup>(1)</sup>

Supply voltage  $V_{CC}$  ..... -0.5 to +7V  
 Input voltage applied ..... -2.5 to  $V_{CC} + 1.0V$   
 Off-state output voltage applied ..... -2.5 to  $V_{CC} + 1.0V$   
 Storage Temperature ..... -65 to 150°C  
 Case Temperature with  
 Power Applied ..... -55 to 125°C

1. Stresses above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

## Recommended Operating Conditions

Case Temperature ( $T_C$ ) ..... -55 to 125°C  
 Supply voltage ( $V_{CC}$ )  
 with Respect to Ground ..... +4.50 to +5.50V

## DC Electrical Characteristics

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. <sup>3</sup>	MAX.	UNITS	
<b>V<sub>IL</sub></b>	Input Low Voltage		$V_{SS} - 0.5$	—	0.8	V	
<b>V<sub>IH</sub></b>	Input High Voltage		2.0	—	$V_{CC} + 1$	V	
<b>I<sub>IL</sub></b>	Input or I/O Low Leakage Current for -10 Speed Grade <sup>1</sup>	$0V \leq V_{IN} \leq V_{IL} (MAX.)$	—	—	-100	μA	
	Input or I/O Low Leakage Current for -15 and -20 Speed Grades	$0V \leq V_{IN} \leq V_{IL} (MAX.)$	—	—	-10	μA	
<b>I<sub>IH</sub></b>	Input or I/O High Leakage Current	$3.5V_{IH} \leq V_{IN} \leq V_{CC}$	—	—	10	μA	
<b>V<sub>OL</sub></b>	Output Low Voltage	$I_{OL} = MAX. V_{in} = V_{IL} \text{ or } V_{IH}$	—	—	0.5	V	
<b>V<sub>OH</sub></b>	Output High Voltage	$I_{OH} = MAX. V_{in} = V_{IL} \text{ or } V_{IH}$	2.4	—	—	V	
<b>I<sub>OL</sub></b>	Low Level Output Current		—	—	12	mA	
<b>I<sub>OH</sub></b>	High Level Output Current		—	—	-2.0	mA	
<b>I<sub>OS</sub><sup>2</sup></b>	Output Short Circuit Current	$V_{CC} = 5V \quad V_{OUT} = 0.5V \quad T_A = 25^\circ C$	-30	—	-150	mA	
<b>I<sub>CC</sub></b>	Operating Power	$V_{IL} = 0.5V \quad V_{IH} = 3.0V$ $f_{toggle} = 15MHz$ Outputs Open	L -10/-15/-20	—	75	130	mA
	Supply Current						

- 1) The leakage current is due to the internal pull-up on all pins. See Input Buffer section for more information.
- 2) One output at a time for a maximum duration of one second.  $V_{out} = 0.5V$  was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.
- 3) Typical values are at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$

Select devices have been discontinued. See Ordering Information section for product status.

## AC Switching Characteristics

Over Recommended Operating Conditions

PARAMETER	TEST COND <sup>1</sup>	DESCRIPTION	-10		-15		-20		UNITS
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>t<sub>pd</sub></b>	A	Input or I/O to Combinational Output	2	10	2	15	2	20	ns
<b>t<sub>co</sub></b>	A	Clock to Output Delay	1	7	1	12	1	15	ns
<b>t<sub>cf</sub><sup>2</sup></b>	—	Clock to Feedback Delay	—	7	—	12	—	15	ns
<b>t<sub>su</sub></b>	—	Setup Time, Input or Feedback before Clock↑	10	—	12	—	15	—	ns
<b>t<sub>h</sub></b>	—	Hold Time, Input or Feedback after Clock↑	0	—	0	—	0	—	ns
<b>f<sub>max</sub><sup>3</sup></b>	A	Maximum Clock Frequency with External Feedback, 1/(t <sub>su</sub> + t <sub>co</sub> )	58.8	—	41.6	—	33.3	—	MHz
	A	Maximum Clock Frequency with Internal Feedback, 1/(t <sub>su</sub> + t <sub>cf</sub> )	58.8	—	41.6	—	33.3	—	MHz
	A	Maximum Clock Frequency with No Feedback	62.5	—	50	—	41.6	—	MHz
<b>t<sub>wh</sub></b>	—	Clock Pulse Duration, High	8	—	10	—	12	—	ns
<b>t<sub>wl</sub></b>	—	Clock Pulse Duration, Low	8	—	10	—	12	—	ns
<b>t<sub>en</sub></b>	B	Input or I/O to Output Enabled	—	10	—	15	—	20	ns
	B	$\overline{\text{OE}}$ to Output Enabled	—	10	—	15	—	18	ns
<b>t<sub>dis</sub></b>	C	Input or I/O to Output Disabled	—	10	—	15	—	20	ns
	C	$\overline{\text{OE}}$ to Output Disabled	—	10	—	15	—	18	ns

- 1) Refer to **Switching Test Conditions** section.
- 2) Calculated from **f<sub>max</sub>** with internal feedback. Refer to **f<sub>max</sub> Descriptions** section.
- 3) Refer to **f<sub>max</sub> Descriptions** section.


## Capacitance (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C <sub>I</sub>	Input Capacitance	10	pF	V <sub>CC</sub> = 5.0V, V <sub>I</sub> = 2.0V
C <sub>I/O</sub>	I/O Capacitance	10	pF	V <sub>CC</sub> = 5.0V, V <sub>I/O</sub> = 2.0V


\*Characterized but not 100% tested.

Select devices have been discontinued. See Ordering Information section for product status.


**Switching Waveforms**




**Combinatorial Output**




**Input or I/O to Output Enable/Disable**




**Clock Width**



**Registered Output**




**OE to Output Enable/Disable**




**fmax with Feedback**

**Select devices have been discontinued. See Ordering Information section for product status.**


**f<sub>max</sub> Descriptions**



**Note:** f<sub>max</sub> with external feedback is calculated from measured t<sub>su</sub> and t<sub>co</sub>.



**Note:** f<sub>max</sub> with no feedback may be less than 1/(t<sub>wh</sub> + t<sub>wl</sub>). This is to allow for a clock duty cycle of other than 50%.



**f<sub>max</sub> with Internal Feedback 1/(t<sub>su</sub>+t<sub>cf</sub>)**

**Note:** t<sub>cf</sub> is a calculated value, derived by subtracting t<sub>su</sub> from the period of f<sub>max</sub> w/internal feedback (t<sub>cf</sub> = 1/f<sub>max</sub> - t<sub>su</sub>). The value of t<sub>cf</sub> is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to t<sub>cf</sub> + t<sub>pd</sub>.

Select devices have been discontinued. See Ordering Information section for product status.


**Switching Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

3-state levels are measured 0.5V from steady-state active level.

**Output Load Conditions (see figure)**

Test Condition	R <sub>1</sub>	R <sub>2</sub>	C <sub>L</sub>
A	390Ω	750Ω	50pF
B	Active High	∞	750Ω
	Active Low	390Ω	750Ω
C	Active High	∞	5pF
	Active Low	390Ω	750Ω



\*C<sub>L</sub> INCLUDES TEST FIXTURE AND PROBE CAPACITANCE

