



**PPAP**  
**Pb free packages**

---

**Pb free  
packages**



**PPAP**  
**Pb free packages**

---

## **PPAP Submission**

**Atmel Germany GmbH Part No:  
all Pb free packages**



All hereafter mentioned packages are lead free produced and qualified.  
The lead free identification is also part of packing labeling.

Date: January, 28<sup>st</sup> 2005  
Supplier: Atmel Germany GmbH  
Adress: Atmel Germany GmbH  
Theresienstrasse 2  
POB 3535  
D-74025 Heilbronn  
Tel: (49) 7131 67-0  
Fax: (49) 7131 67-2340



## Table of Contents

1	Design Records, General Product Information .....	4
1.1	Package Technology Information .....	4
2	Engineering Change Documents .....	6
3	Customer Engineering approval .....	6
3.1	Release to Production .....	6
4	Design FMEAs .....	7
5	Process Flow Diagrams .....	7
5.1	Package, Packing and Shipping Process Flow Chart .....	7
6	Process FMEAs .....	8
7	Dimensional Results .....	8
8	Material Performance .....	8
8.1	Material Test Results .....	8
8.2	Performance Test Results .....	9
8.2.1	Qualification .....	9
8.2.2	Change Procedure .....	10
8.2.3	SO package qualification .....	11
8.2.4	QFN package qualification .....	16
	Unique assembly location to qualify QFN packages was ChipPAC Malaysia .....	16
8.3	Outgoing Quality and FIT Rate .....	18
8.4	User Information .....	19
9	Initial Process Study .....	20
10	Measurement System Analysis Studies .....	20
11	Qualified Laboratory Information .....	20
12	Control Plan .....	20
13	PSW (Part Submission Warrant) .....	21
14	Appearance Approval Report .....	22
15	Bulk Material Requirements Checklist .....	22
16	Sample Product .....	22
17	Checking Aids .....	22
18	Records of Compliance .....	22
19	Addendum .....	23
19.1	Certifications .....	23
19.2	Environmental Information (Brochure) .....	26
19.3	Reference .....	26
19.4	Revision history .....	27



## **1 Design Records, General Product Information**

### **1.1 Package Technology Information**

Information about packaging features such as used materials, applied dimensions and so on can be found in respective product PPAPs. Only two minor changes have been applied as described hereafter.


Information to associate concerned package type with respective product will be provided soon through internet (search mask application): <http://www.atmel.com>

In order to comply with our commitment to satisfy customer's request for steady product quality, an improved bonding method has been applied. This means that all those products bonded with ground bounds get their bonding right now through reverse security bond method instead of former wedge bond method. For better understanding, please refer to detailed drawings as shown on next page.


Further on, some products have been qualified with polyimide layer as final passivation between die surface and the package itself.



a) SEM picture of a bond's shape by applying the wedge bonding method




b) drawing of a bond's shape by applying the reverse security bonding method




c) SEM picture of a bond's shape by applying the reverse security bonding method

**figure 1:** comparison between these two different bonding methods



a) ball bond on die pad



b) stitch on ball bond on the die

**figure 2:** reverse security stitch on ball (RSSB)



## **2 Engineering Change Documents**

See general Pb-free conversion PCN: HC050301.

## **3 Customer Engineering approval**

Customer engineering approval is not applicable as this product is not customer specific.

### **3.1 Release to Production**


Please refer to the PCN as mentioned in preceding chapter.

## 4 Design FMEAs

N/A. No change in Design.

## 5 Process Flow Diagrams

### 5.1 Package, Packing and Shipping Process Flow Chart





## **6 Process FMEAs**

N/A

## **7 Dimensional Results**

N/A


## **8 Material Performance**

### **8.1 Material Test Results**

N/A

## 8.2 Performance Test Results

### 8.2.1 Qualification



All product qualifications are split into three distinct areas as shown above. This philosophy is based on AEC-Q100 'Stress Test Qualification For Integrated Circuits'.

The same procedure is also used to qualify a change. Before a product is released for use it must have been manufactured using a qualified process and package. Before a device is released for production processing it must also have successfully completed its required type specific qualification.

The standard tests which are used for this procedure are shown on the "**Flow Chart for Qualification**"

The data shown for the various qualifications may be from structurally similar parts.

The wafer process may be qualified using the same process but with a similar package.

Similarly the package may be qualified using a similar wafer process.



# PPAP

## Pb free packages

### 8.2.2 Change Procedure

All changes are controlled by ECN (Engineering Change Notice). All major changes are notified to those customers using products which are affected by the change with PCN.

A **major change** is defined as a change which affects the electrical and/or mechanical specification as defined in the datasheet or which affects the following parameters as defined in **this PPAP**.

1	Changes in wafer fabrication
1.1	Sequence of fabrication process cycles (as PPAP)
1.2	Fabrication process material
1.3	Doping process (i.e diffusion to ion implantation)
1.4	Passivation material, thickness (including deletion of passivation)
1.5	Metallization system (pattern, material, line width, or thickness)
1.6	Conductor, resistor or dielectric material (for capacitor)
1.7	Wafer fabrication move to another line
1.8	Gate formation process, material, technique (MOS processes only)
1.9	Backside process including metallization and finished thickness
1.10	Ohmic contact formation
1.11	Die size

2	Changes in assembly process
2.1	Type of die attach material
2.2	Wire or ribbon interconnect method
2.3	Wire material and dimensions
2.4	Seal technique (hermetic only)
2.5	Assembly flow (as PPAP)
2.6	Assembly move to another line or sub-contractor
2.7	Scribing or die separation method
2.8	Molding material
2.9	Device marking process

3	Changes in package
3.1	Lead or terminal dimensions (outside datasheet specification)
3.2	Lead or terminal base material
3.3	Lead or terminal plating material, method or specified thickness
3.4	Lid glass seal material (hermetic only)
3.5	Lead glass seal material (hermetic only)
3.6	Lead glass seal diameter (outside specified limits)
3.7	Lead configuration (i.e. J-lead to gullwing)



### 8.2.3 SO package qualification

#### a) assembly location: TEMIC Semiconductors Philippines

visual inspection after preconditioning									
package	SO150		SO300					SO175	
preconditioning level	1	3	1	1	3	1	3	1	3
final passivation: w/o polyimide <sup>①</sup>	77 - 0	77 - 0	77 - 0	0 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0
final passivation: with polyimide <sup>①</sup>	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0

temperature cycling 1000x @ -55°C / +150°C										
passivation	test flow	package								
		SO150		SO300					SO175	
w/o polyimide	room temperature <sup>①</sup>	77 - 0	77 - 0	77 - 0	0 - 0	77 - 0	77 - 0	75 - 0	77 - 0	77 - 0
	high temperature <sup>①</sup>	77 - 0	77 - 0	77 - 0	0 - 0	77 - 0	0 - 0	0 - 0	77 - 0	77 - 0
with polyimide	room temperature <sup>①</sup>	77 - 0	77 - 0	76 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0
	high temperature <sup>①</sup>	77 - 0	77 - 0	76 - 0	77 - 0	77 - 0	77 - 0	0 - 0	77 - 0	77 - 0

<sup>①</sup> the figures always refer to the tested samples vs. failed samples as a possible result of the test: **tested pcs. - failed pcs.**



# PPAP

## Pb free packages

(preconditioning) + (humidity 85°C / 85% rH 1000h) + (measurement after stress)										
passivat.	test flow	package								
		SO150		SO300				SO175		
w/o polyimide	preconditioning + subsequent humidity	1	3	1	1	3	1	3	1	3
	room temperature <sup>①</sup>	77 - 0	77 - 0	77 - 0	0 - 0	77 - 0	0 - 0	0 - 0	77 - 0	77 - 0
with polyimide	preconditioning + subsequent humidity	1	3	1	1	3	1	3	1	3
	room temperature <sup>①</sup>	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0

(preconditioning) + (HAST 130°C / 85% rH 168h) + (measurement after stress)										
passivat.	test flow	package								
		SO150		SO300				SO175		
w/o polyimide	preconditioning + subsequent HAST	1	3	1	1	3	1	3	1	3
	room temperature <sup>①</sup>	77 - 0	77 - 0	77 - 0	0 - 0	77 - 0	0 - 0	0 - 0	77 - 0	77 - 0
with polyimide	preconditioning + subsequent HAST	1	3	1	1	3	1	3	1	3
	room temperature <sup>①</sup>	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	72 - 0	77 - 0	77 - 0	71 - 0

<sup>①</sup> the figures always refer to the tested samples vs. failed samples as a possible result of the test: **tested pcs. - failed pcs.**



**PPAP**  
**Pb free packages**

---



# PPAP

## Pb free packages

### b) assembly location: CEI-SAT Thailand

visual inspection after preconditioning						
package	SO150				SO175	
passivation	with polyimide		w/o polyimide		with polyimide	
preconditioning level	1	3	1	3	1	3
visual inspection <sup>①</sup>	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0

temperature cycling 1000x @ -55°C / +150°C						
package	SO150				SO175	
passivation	with polyimide		w/o polyimide		with polyimide	
room temperature <sup>①</sup>	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0
high temperature <sup>①</sup>	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0

(preconditioning) + (humidity 85°C / 85% rH 1000h) + (measurement after stress)						
package	SO150				SO175	
passivation	with polyimide		w/o polyimide		with polyimide	
preconditioning + subsequent humidity	1	3	1	3	1	3
room temperature <sup>①</sup>	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0	77 - 0

(preconditioning) + (HAST 130°C / 85% rH 168h) + (measurement after stress)						
package	SO150				SO175	
passivation	with polyimide		w/o polyimide		with polyimide	
preconditioning + subsequent HAST	1	3	1	3	1	3
room temperature <sup>①</sup>	77 - 0	76 - 0	77 - 0	77 - 0	77 - 0	77 - 0

<sup>①</sup> the figures always refer to the tested samples vs. failed samples as a possible result of the test: **tested pcs. - failed pcs.**



# PPAP

## Pb free packages

### c) assembly location: ChipPAC Shanghai

following boundary conditions have been applied:

- evaluation performed on SO150 package only  
(final passivation includes a polyimide layer)

visual inspection after preconditioning		
preconditioning level	1	3
visual inspection <sup>①</sup>	77 - 0	77 - 0

temperature cycling 1000x @ -55°C / +150°C		
room temperature	77 - 0	77 - 0
high temperature <sup>①</sup>	77 - 0	77 - 0

(preconditioning) + (humidity 85°C / 85% rH 1000h) + (measurement after stress)		
preconditioning + subsequent humidity	1	3
room temperature <sup>①</sup>	77 - 0	77 - 0

(preconditioning) + (HAST 130°C / 85% rH 168h) + (measurement after stress)		
preconditioning + subsequent HAST	1	3
room temperature <sup>①</sup>	77 - 0	77 - 0

<sup>①</sup> the figures always refer to the tested samples vs. failed samples as a possible result of the test: **tested pcs. - failed pcs.**



### 8.2.4 QFN package qualification

Unique assembly location to qualify QFN packages was ChipPAC Malaysia.

#### a) QFN4x4 / 16 pins

preconditioning L2 + temperature cycling 1000x @ -55°C / +150°C + measurement after stress	
room temperature <sup>①</sup>	76 - 0

preconditioning L3 + temperature cycling 1000x @ -55°C / +150°C + measurement after stress	
room temperature <sup>①</sup>	76 - 0

<sup>①</sup> the figures always refer to the tested samples vs. failed samples as a possible result of the test: **tested pcs. - failed pcs.**

#### b) QFN5x5 / 28 pins

preconditioning L2 + measurement after stress + visual inspection after stress	
room temperature <sup>①</sup>	22 - 0

preconditioning L3 + measurement after stress + visual inspection after stress	
room temperature <sup>①</sup>	22 - 0

preconditioning L3 + temperature cycling 1000x @ -55°C / +150°C + measurement after stress				
sample amount	lot 1	lot 2	lot 3	lot 4
room temperature <sup>①</sup>	76 - 0	77 - 0	77 - 0	76 - 0
visual inspection <sup>①</sup>	22 - 0	22 - 0	0 - 0	0 - 0

<sup>①</sup> the figures always refer to the tested samples vs. failed samples as a possible result of the test: **tested pcs. - failed pcs.**



# PPAP

## Pb free packages

### c) QFN7x7 / 44 pins

preconditioning L1 + temperature cycling 1000x @ -55°C / +150°C		
sample amount	lot 1	lot 2
visual inspection before stress <sup>①</sup>	30 - 0	30 - 0
measurement at room temperature after stress <sup>①</sup>	30 - 0	30 - 0

preconditioning L2 + temperature cycling 1000x @ -55°C / +150°C		
sample amount	lot 1	lot 2
visual inspection before stress <sup>①</sup>	30 - 0	30 - 0
measurement at room temperature after stress <sup>①</sup>	30 - 0	30 - 0

preconditioning L3 + temperature cycling 1000x @ -55°C / +150°C		
sample amount	lot 1	lot 2
visual inspection before stress <sup>①</sup>	30 - 0	30 - 0
measurement at room temperature after stress <sup>①</sup>	30 - 0	30 - 0

<sup>①</sup> the figures always refer to the tested samples vs. failed samples as a possible result of the test: **tested pcs. - failed pcs.**

### d) QFN7x7 / 48 pins

preconditioning L2 + measurement after stress + visual inspection after stress	
room temperature <sup>①</sup>	22 - 0

preconditioning L2 + temperature cycling 1000x @ -55°C / +150°C + measurement after stress	
room temperature <sup>①</sup>	77 - 0

preconditioning L2 + HAST 130°C / 85% rH 168h + measurement after stress	
room temperature <sup>①</sup>	77 - 0



# PPAP

## Pb free packages

preconditioning L3 + visual inspection + measurement after stress						
sample amount	lot 1	lot 2	lot 3	lot 4	lot 5	lot 6
visual inspection <sup>①</sup>	22 - 0	22 - 0	22 - 0	22 - 0	22 - 0	22 - 0
room temperature <sup>①</sup>	22 - 0	22 - 0	22 - 0	22 - 0	22 - 0	22 - 0

preconditioning L3 + temperature cycling 500x @ -55°C / +150°C + measurement after stress					
sample amount	lot 1	lot 2	lot 3	lot 4	lot 5
room temperature <sup>①</sup>	72 - 0	79 - 0	80 - 0	80 - 0	80 - 0
high temperature <sup>①</sup>	72 - 0	79 - 0	80 - 0	80 - 0	80 - 0

preconditioning L3 + HAST 130°C / 85% rH 168h + measurement after stress			
sample amount	lot 1	lot 2	lot 3
room temperature <sup>①</sup>	80 - 0	79 - 0	74 - 0

preconditioning L3 + humidity 85°C / 85% rH biased IC 1000h+ measurement after stress			
sample amount	lot 1	lot 2	lot 3
room temperature <sup>①</sup>	75 - 0	79 - 0	79 - 0
high temperature <sup>①</sup>	75 - 0	79 - 0	79 - 0

<sup>①</sup> the figures always refer to the tested samples vs. failed samples as a possible result of the test: **tested pcs. - failed pcs.**

### 8.3 Outgoing Quality and FIT Rate


Information's can be retrieved from:

[http://www.atmel.com/quality/quality\\_reliability.asp](http://www.atmel.com/quality/quality_reliability.asp)

### 8.4 User Information

Recommended Infrared/Convection Solder Reflow Profile (SMD and Flip Chip packages) according JEDEC J-STD-020C

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate ( $T_L$ to $T_P$ )	3°C/second max.	3°C/second max.
Preheat -Temperature Min ( $T_{S_{min}}$ ) -Temperature Max ( $T_{S_{max}}$ ) -Time (min to max) ( $t_s$ )	100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
$T_{S_{max}}$ to $T_L$ -Ramp-up Rate		3°C/second max.
Time maintained above: -Temperature ( $T_L$ ) -Time ( $t_L$ )	183°C 60-150 seconds	217°C 60-150 seconds
Peak Temperature ( $T_P$ )	240 +0/-5°C	260 +0/-5°C
Time within 5°C of actual Peak Temperature ( $t_p$ )	10-30 sec.	20-40 sec.
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.
<b>MSL</b>	Information to associate the right MSL with respective package type will be provided soon through internet (search mask application): <a href="http://www.atmel.com">http://www.atmel.com</a>	





## **9 Initial Process Study**

N/A

## **10 Measurement System Analysis Studies**

N/A

## **11 Qualified Laboratory Information**

Our laboratories meets all requirements of ISO/TS16949.

## **12 Control Plan**

Company confidential document.



# PPAP

## Pb free packages

### 13PSW (Part Submission Warrant)

Part Name <u>all products from ATMEL RFA</u>		Part Number _____	
Safety and / or Government Regulation <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No		Engineering Drawing Change Level _____	Dated _____
Additional Engineering Changes <u>---</u>		Dated _____	
Shown on Drawing No. <u>---</u>	Purchase Order No. _____	Weight(kg) <u>&lt; 0.005</u>	
Checking Aid Number <u>---</u>	Engineering Change Level <u>---</u>	Dated _____	
<b>SUPPLIER MANUFACTURING INFORMATION</b>		<b>SUBMISSION INFORMATION</b>	
<b>Atmel Germany GmbH</b>		<input type="checkbox"/> Dimensional <input checked="" type="checkbox"/> Materials/Functional <input type="checkbox"/> Appearance	
Supplier Name <u>Theresienstr. 2</u>		Customer Name/Division _____	
Street Address <u>74072 Heilbronn Germany</u>		Buyer/Buyer Code _____	
Zip <u>74072</u> City <u>Heilbronn</u> State <u>Germany</u>		Application _____	
Note: Does this part contain any restricted or reportable substances <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No		Are plastic parts identified with appropriate ISO markings <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No	
<b>REASON FOR SUBMISSION</b>			
<input checked="" type="checkbox"/> Initial submission		<input type="checkbox"/> Change to Optional Construction or Material	
<input type="checkbox"/> Engineering Change(s)		<input type="checkbox"/> Sub-Supplier or Material Source Change	
<input type="checkbox"/> Tooling: Transfer, Replacement, Refurbishment, or additional		<input type="checkbox"/> Change in Part Processing	
<input type="checkbox"/> Correction of Discrepancy		<input type="checkbox"/> Parts produced at Additional Location	
<input type="checkbox"/> Tooling Inactive > than 1 year		<input type="checkbox"/> Other – please specify _____	
<b>REQUESTED SUBMISSION LEVEL (Check one)</b>			
<input type="checkbox"/> Level 1 - Warrant only (and for designated appearance items, an Appearance Approval Report) submitted to customer.			
<input type="checkbox"/> Level 2 - Warrant with product samples and limited supporting data submitted to customer.			
<input checked="" type="checkbox"/> Level 3 - Warrant with product samples and complete supporting data submitted to customer.			
<input type="checkbox"/> Level 4 - Warrant and other requirements as defined by the customer.			
<input type="checkbox"/> Level 5 - Warrant with product samples and complete supporting data reviewed at supplier's manufacturing location.			
<b>SUBMISSION RESULTS</b>			
The results for <input type="checkbox"/> dimensional measurements <input checked="" type="checkbox"/> material and functional tests <input type="checkbox"/> appearance criteria <input type="checkbox"/> statistical process package			
These results meet all drawing and specification requirements: <input checked="" type="checkbox"/> YES <input type="checkbox"/> NO (If "NO" – explanation required)			
Mold / Cavity / Production Process _____			
<b>DECLARATION</b>			
I hereby affirm that the samples represented by this warrant are representative of our parts and have been made to the applicable Production Part Approval Process Manual 3rd Edition Requirements. I further warrant these samples were produced at the production rate of _____ / 8 hours. I have noted any deviations from this declaration below.			
EXPLANATION/COMMENTS: _____			
Print Name <b>Dietmar Sigmann</b>	Title <b>QM Products</b>	Phone No. <b>*49 (0) 7131-67-2803 / fax: 2499</b>	
Supplier Authorized Signature <i>i. A. Junesch</i>		Date <b>2005-01-31</b>	
<b>FOR CUSTOMER USE ONLY (IF APPLICABLE)</b>			
Part Disposition <input type="checkbox"/> Approved <input type="checkbox"/> Rejected <input type="checkbox"/> Other	Part Functional Approval <input type="checkbox"/> Approved <input type="checkbox"/> Rejected		
Customer Name _____	Customer Signature _____	Date _____	

July 1999 **CFG-1001**

The original copy of this document shall remain at the suppliers location while the part is active.

Optional customer tracking number: # \_\_\_\_\_



## **14 Appearance Approval Report**

N/A

## **15 Bulk Material Requirements Checklist**

N/A

## **16 Sample Product**

Samples can be ordered upon request.

## **17 Checking Aids**

N/A

## **18 Records of Compliance**

N/A

# 19 Addendum

## 19.1 Certifications

ZERTIFIKAT ◆ CERTIFICATE ◆ CERTIFICADO ◆ CERTIFICAT ◆  
CERTIFICATE ◆ CERTIFICADO ◆ CERTIFICAT ◆  
認証証書 ◆  
CERTIFICATE ◆ CERTIFICADO ◆ CERTIFICAT ◆

# CERTIFICATE



The Certification Body  
of TÜV Management Service GmbH  
certifies that



**Germany GmbH**  
Theresienstr. 2 • D-74072 Heilbronn

has established and applies a Quality Management System for

**Design, Production and Sale of Semiconductor  
Devices including the design locations  
Lise-Meitner-Strasse 15, D-89081 Ulm  
Königsbrücker Strasse 61, D-01169 Dresden**

The audit was conducted in accordance with the  
"Rules for the registration scheme  
for ISO/TS 16949: 2002, 1<sup>st</sup> Edition."

An audit was performed, Report No. **70006031**  
Proof has been furnished that the requirements according to

**ISO/TS 16949: 2002**  
and the Customer-Specific requirements as  
listed in enclosure are fulfilled.

The certificate is valid from **2004-02-26** until **2007-02-25**

Certificate Registration No.: **12 111 21628 TMS**

IATF Certificate No.: **0024577**

Mannheim, 2004-02-26



Certification Body  
of TÜV Management Service GmbH  
Unternehmensgruppe TÜV Süddeutschland  
Ridlerstraße 65  
D-80339 München



2-IAO-QMC-01004



# PPAP Pb free packages

ZERTIFIKAT ◆ CERTIFICATE ◆ CERTIFICADO ◆ CERTIFICAT ◆  
CERTIFICATE ◆ CERTIFICADO ◆ CERTIFICAT ◆  
CERTIFICATE ◆ CERTIFICADO ◆ CERTIFICAT ◆  
CERTIFICATE ◆ CERTIFICADO ◆ CERTIFICAT ◆

Enclosure 1 of Certificate No.: 12 111 21628 TMS  
IATF Certificate No.: 0024577

of 2004-02-26



Germany GmbH  
Theresienstr. 2 • D-74072 Heilbronn

Following additional Customer-Specific Requirements  
were audited and are fulfilled:

Customer Specific Requirements (ISO/TS-16949)  
Semiconductor Commodity

Mannheim, 2004-02-26



*H. K. Mehl*

Certification Body  
of TÜV Management Service GmbH  
Unternehmensgruppe TÜV Süddeutschland  
Ridlerstraße 65  
D-80339 München



2-IAO-QMC-01004

ZERTIFIKAT ◆ CERTIFICATE ◆ 認証証書 ◆ CERTIFICADO ◆ CERTIFICAT

# CERTIFICATE



The Certification Body  
of TÜV Management Service GmbH  
certifies that



**Germany GmbH**  
Theresienstr. 2 • D-74072 Heilbronn  
has established and applies  
a Quality Management System for

**Design, Production and Sale of Semiconductor  
Devices including the design locations  
Lise-Meitner-Strasse 15, D-89081 Ulm  
Königsbrücker Strasse 61, D-01169 Dresden**

An audit was performed, Report No. 70006031  
Proof has been furnished that the requirements  
according to


**ISO 9001: 2000**

are fulfilled. The certificate is valid until **2007-02-25**  
Certificate Registration No. **12 100 21628 TMS**

Mannheim, 2004-02-26



Certification Body  
of TÜV Management Service GmbH  
Unternehmensgruppe TÜV Süddeutschland  
Ridlerstraße 65  
D-80339 München



TGA-ZM-07-92



## **19.2 Environmental Information (Brochure)**

[http://www.atmel.com/quality/quality\\_env.asp](http://www.atmel.com/quality/quality_env.asp)

## **19.3 Reference**

The following data references are available for this device:

1. Information to associate concerned package type with respective product will be provided soon through internet (search mask application): <http://www.atmel.com>
2. Product data sheets can be retrieved from: <http://www.atmel.com>

### **Reference Address**

All enquiries relating to this document should be addressed to the following:

Atmel Germany GmbH  
Theresienstrasse 2  
POB 3535  
D-74025 Heilbronn  
Tel: (49) 7131 67-0  
Fax: (49) 7131 67-2340

## **Atmel**

Information contained in this paper is intended to provide a product description. Such description does not in any way constitute assured characteristics in the legal sense, nor do those design hints provide information regarding delivery conditions or availability.

Atmel Germany GmbH makes no representation that the use or the interconnection of the circuits described herein will not infringe on existing or future patent rights, nor do the descriptions contained herein imply the granting of licenses to make, use or sell equipment constructed in accordance therewith.

The information presented in this paper is believed to be accurate and reliable. However, no responsibility is assumed by Atmel Germany GmbH for its use.

Part of the publication may be reproduced without special permission on condition that author and source are quoted and that two copies of such extracts are placed at our disposal after publication. Written permission should be obtained from the publisher for complete reprints or translations. We reserve the right to amend any of the information without prior notice, including the issue of letters patent.



## 19.4 Revision history

Issue	Modification Notice	Refer to page
January 2005	Initial Version	