



EV12AS200ZPY

12-bit 1.5 Gsps ADC

Datasheet - *Preliminary*

Main Features

- Single core ADC architecture with 12-bit Resolution integrating a selectable 1:1 and 1:2 DEMUX
- 1.5 Gsps guaranteed Conversion rate
- Differential input clock (AC coupled)
- 500 mVpp Analogue input voltage (differential full scale and AC coupled)
- Analogue and clock input impedance: 100Ω Differential
- LVDS Differential Output Data
- 3 Wires Serial Interface (3WSI) digital interface (write only) with Reset Signal
- ADC Gain, Offset, Sampling Delay for interleaving control
- No missing codes at 1.5Gsps 1st and 2nd Nyquist.
- Low latency (<5 clock cycles)
- Test Modes
- Data Ready common to the 2 output ports
- Power supply : 5.2V, 3.3V and 2.5V (Output buffers)
- Power dissipation : 3.2W
- FpBGA 196 package (15x15)


Applications

- Telecom Test Instrumentation
- Wireless Communications Systems
- Direct RF Down-conversion
- Automatic Test Equipment
- Direct L-Band RF Down Conversion
- Radar Systems
- Satellite Communications Systems

1 GENERAL DESCRIPTION

1.1. Block diagram

Figure 1. ADC with integrated DEMUX Block diagram



1.2. Description

The EV12AS200 is a 12-bit 1.5 Gsps ADC. The device includes a front-end Track and Hold stage (T/H), followed by an analog encoding stage (Analog Quantizer) which outputs analog residues resulting from analog quantization. Successive banks of latches regenerate the analog residues into logical levels before entering an error correction circuitry and a resynchronization stage followed by a DEMUX with 100Ω differential output buffers. It integrates a Wires Serial Interface (3WSI) circuit (write only), which can be activated or deactivated (via Mode signal). Main functions accessed via the 3WSI can be accessed by hardware also (OA, GA, SDA, SDAEN_n, TM_n, RS).

The EV12AS200 works in fully differential mode from analog inputs through digital outputs. It operates in the first Nyquist zone up to L-Band.

DEMUX Ratio (1:1 or 1:2) can be selected with the pin RS or via the 3WSI when activated. DEMUX outputs are synchronous on each port.

A differential Data Ready output is available to indicate when the outputs are valid. The Data Ready DR, DRN is common to the 2 ports.

A sampling rate mode (HSR) is embedded in order to output data faster up to 1 GHz in mode DMUX1:1.

In order to ease the synchronization of multiple ADC, the TRIGGER function could be activated.

A power up reset ensures that the first digitized data corresponds to the first acquisition. An external differential LVDS Reset (SYNC, SYNCN) can also be used. RES function allows changing the active edge of the RESET signal.

The gain control pin GA and offset control OA are provided to adjust the ADC gain and offset transfer function. These functions can also be accessed via the 3WSI.

A Sampling Delay Adjust function (SDA) is provided to fine tune the ADC aperture delay, for applications requesting the interleaving of multiple ADCs for example. It is enabled thanks to SDAEN_n pin. This function is also available with the 3WSI. In this case the tunable range is extended thanks to 2 bits for coarse adjustment.

For debug and testability, the following functions are provided:

- A static test mode, used to test either VOL or VOH at the ADC outputs (all bits at "0" level or "1" level respectively) – these modes are accessed only via the 3WSI when activated;
- A dynamic built-In Test (alignment pattern with period of 16), accessed by hardware (TM_n signal) or via 3WSI when activated.

A diode is provided to monitor the junction temperature, with both anode and cathode accessible.

2 ELECTRICAL CHARACTERISTICS

2.1. Absolute Maximum Ratings

Table 1. Absolute Maximum ratings

Parameter	Symbol	Comments	Value	Unit
V _{CC5} supply voltage	V _{CC5}		GND to 6	V
V _{CC3} supply voltage	V _{CC3}		GND to 3.6	V
V _{CC0} supply voltage	V _{CC0}		GND to TBC	V
Analog input voltages	V _{IN} or V _{INN}	DC coupled	TBD	V
Maximum difference between V _{IN} and V _{INN}	V _{IN} - V _{INN}		-2 to +2 (TBC)	V
Clock input voltage	V _{CLK} or V _{CLKN}	DC coupled	TBD	V
Maximum difference between V _{CLK} and V _{CLKN}	V _{CLK} - V _{CLKN}		-1.5 to +1.5 (TBC)	V _{pp}
Reset input voltage	V _{RST} or V _{RSTN}		-0.3 to V _{CC3} + 0.3	V
Analog input settings	VA	OA, GA, SDA	TBD to TBD	V
Control inputs	V _D	SDAEN, TM0, TM1, RS0, RS1, RSTN	-0.3 to V _{CC3} + 0.3	V
Junction Temperature	T _J		140	°C
Storage Temperature	T _{stg}		-65 to 150	°C

- Notes:
1. Absolute maximum ratings are limiting values (referenced to GND = 0V), to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability. All integrated circuits have to be handled with appropriate care to avoid damages due to ESD. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure.
 2. Maximum ratings enable active inputs with ADC powered off.
 3. Maximum ratings enable floating inputs with ADC powered on.

2.2. Recommended Conditions of Use

Table 2. Recommended Conditions of Use

Parameter	Symbol	Comments	Typ	Unit
Power supplies	V _{CC5}		5.2	V
	V _{CC3}		3.3	V
	V _{CC0}		2.5	V
Differential analog input voltage (Full Scale)	V _{IN} - V _{INN}	100 Ω differential	500	mV _{pp}
Clock input power level	P _{CLK} P _{CLKN}	With 100 Ω differential input With 1.3Ghz sinewave input	+4	dBm
Operating Temperature Range	T _c T _j	Commercial "C" grade Industrial "V" grade	T _c > 0°C < T _j < 90°C T _c > -40°C < T _j < 110°C	°C
Analog input settings	CA	Clock Adjust	2.2	V

2.3. Electrical Characteristics

Unless otherwise stated, requirements apply over the full operating temperature range (for performance) and at all power supply conditions

Table 3. Electrical characteristics

Parameter	Symbol	Min	Typ	Max	Unit	
RESOLUTION			12		bit	
POWER REQUIREMENTS						
Power Supply voltage						
- Analogue	VCC5	5	5.2	5.5	V	
- Analogue Core and Digital	VCC3	3.15	3.3	3.45	V	
- Output buffers ⁽⁶⁾	VCCO	2.4	2.5	2.6	V	
Power Supply current in 1:1 DEMUX Ratio						
- Analogue	I_VCC5		TBD		mA	
- Analogue Core and Digital	I_VCC3		TBD		mA	
- Output buffers	I_VCCO		TBD		mA	
Power Supply current in 1:2 DEMUX Ratio						
- Analogue	I_VCC5		TBD		mA	
- Analogue Core and Digital	I_VCC3		TBD		mA	
- Output buffers	I_VCCO		TBD		mA	
Power dissipation						
- 1:1 Ratio with standard LVDS output swing, 665 Msps output rate 1.33 Gsps output rate	P _D P _D		3.1 3.1	3.2 3.2	W	
- 1:2 Ratio with standard LVDS output swing 665 Msps output rate 1.33 Gsps output rate	P _D P _D		3.22 3.22	3.3 3.3		
LVDS Data and Data Ready Outputs						
Logic compatibility		LVDS differential				
Output Common Mode ⁽¹⁾	VOCM	1.125	1.25	1.375	V	
Differential output ⁽¹⁾⁽²⁾	VODIFF	250	350	450	mV	
Output level "High" ⁽³⁾	VOH	1.25	-	-	V	
Output level "Low" ⁽³⁾	VOL	-	-	1.25	V	
Output data format		Binary				
ANALOG INPUT						
Input type		AC coupled				
Analogue input Common mode (for DC coupled input)			3.12			
Full scale input voltage range (differential mode)	VIN VINN	-125 -125		+125 +125	mV mV	
Full scale analog input power level	PIN		-5		dBm	
Analog input capacitance (die only)	CIN		0.3 (TBC)		pF	
Input leakage current (VIN = VINN = 0V)	IIN		50		µA	
Analog Input resistance (Differential)	RIN	96	100	104	Ω	
CLOCK INPUT (CLK, CLKN)						
Input type		DC or AC coupled				
Clock Input Common Mode (for DC coupled clock)	VICM		2.72		V	
Clock Input power level (low phase noise sinewave input) 100Ω differential	PCLK	0	4	+10	dBm	

Parameter	Symbol	Min	Typ	Max	Unit
Clock input swing (differential voltage) on each clock input	VCLK VCLKN	±447	±708	±1410	mV
Clock input capacitance (die only)	CCLK		0.3		pF
Clock Input resistance (Differential)	RCLK	95	100	105	Ω
SYNC, SYNCN (active low)					
Logic compatibility		LVDS			
Input Common Mode	VICM	1.125	1.25	1.375	V
Differential input	VIDIFF	250	350	450	mV
Input level "High"	VIH				V
Input level "Low"	VIL				V
DIGITAL INPUTS (RS, SDAEN_n, TM_n)					
Logic low					
Resistor to ground	R _{IL}	0		10	Ω
Voltage level	V _{IL}			0.5	V
Input current	I _{IL}			450	μA
Logic high					
Resistor to ground	R _{IH}	10k		infinite	Ω
Voltage level	V _{IH}	2.0			V
Input current	I _{IH}			150	μA
OFFSET, GAIN & SAMPLING DELAY ADJUST SETTINGS (OA, GA, SDA)					
Min voltage for minimum Gain, Offset or SDA	Analog_min	2*V _{cc3} /3 - 0.5			V
Max voltage for maximum Gain, Offset or SDA	Analog_max			2*V _{cc3} /3 + 0.5	V
Input current for min setting	I _{min}			200 (TBC)	μA
Input current for nominal setting	I _{nom}			50 (TBC)	μA
Input current for max setting	I _{max}			200 (TBC)	μA
3WSI (sck, sld_n, mosi, reset_n, mode_n)					
Logic compatibility		3.3V CMOS			
Low Level input voltage		0		1	V
High Level input voltage		2.3		V _{cc3}	V
Low Level input current			TBD		μA
High Level input current			TBD		μA
DC ACCURACY					
Missing codes	M _{CODES}	None allowed			
Differential Non Linearity (for information only)	DNL+		TBD		LSB
Differential Non Linearity (for information only)	DNL-		TBD		LSB
Integral Non Linearity (for information only)	INL+		TBD		LSB
Integral Non Linearity (for information only)	INL-				LSB
Gain central value ⁽⁴⁾	ADC _{GAIN}	0.9	1.0	1.1	
Gain error drift versus temperature (over 15°C)				0.15 (TBC)	dB
ADC offset ⁽⁵⁾	ADC _{OFFSET}		TBD		LSB

- Notes
1. Assuming 100Ω termination ASIC load
 2. VOH min and VOL max can never be 1.25V at the same time when VODIFFmin.
 3. The ADC Gain center value can be tuned to 1.0 thanks to Gain adjust function.
 4. The ADC Gain center value can be tuned to 1.0 thanks to Gain adjust function.
 5. The ADC offset can be tuned to mid code 2048 thanks to Offset adjust function.
 6. For a next revision, this power supply might be connected to 3.3V despite it will introduce +100mW on the total power consumption.

2.4. Dynamic Performance

Unless otherwise stated, requirements apply over the full operating temperature range (for performance) and at all power supply conditions assuming an external clock jitter of 75 fs rms. ADC internal clock jitter is 75 fs rms.

Table 4. Dynamic Performance

Parameter	Symbol	Min	Typ	Max	Unit	Note
AC Analog Inputs						
Full power Input Bandwidth	FPBW		2.3		GHz	
Input voltage standing Wave Ratio up to 1.8 GHz (unpowered device)	VSWR		1.2:1			
-1dBFS differential input mode, 50% clock duty cycle, +4dBm differential clock, internal jitter = 75 fs rms						
Signal to Noise And Distortion Ratio FS = 1 Gsps Fin = 500 MHz FS = 1 Gsps Fin = 1 GHz FS = 1.33 Gsps Fin = 1.3 GHz	SINAD		56.6 55.9 55.2		dBFS	1
Effective Number of Bits FS = 1 Gsps Fin = 500 MHz FS = 1 Gsps Fin = 1 GHz FS = 1.33 Gsps Fin = 1.3 GHz	ENOB		9.1 9.0 8.9		Bit FS	1
Signal to Noise Ratio FS = 1 Gsps Fin = 500 MHz FS = 1 Gsps Fin = 1 GHz FS = 1.33 Gsps Fin = 1.3 GHz	SNR		58.1 57.5 56.6		dBFS	
Total Harmonic Distortion (25 harmonics) FS = 1 Gsps Fin = 500 MHz FS = 1 Gsps Fin = 1 GHz FS = 1.33 Gsps Fin = 1.3 GHz	THD		62 61.5 61		dBFS	1
Spurious Free Dynamic Range FS = 1 Gsps Fin = 500 MHz FS = 1 Gsps Fin = 1 GHz FS = 1.33 Gsps Fin = 1.3 GHz	SFDR		66 65.5 65		dBFS	1
-12dBFS differential input mode, 50% clock duty cycle, +4dBm differential clock, internal jitter = 75 fs rms						
Signal to Noise And Distortion Ratio FS = 1.33 Gsps Fin = 1.3 GHz	SINAD		58.3		dBFS	
Effective Number of Bits FS = 1.33 Gsps Fin = 1.3 GHz	ENOB		9.4		Bit FS	
Signal to Noise Ratio FS = 1.33 Gsps Fin = 1.3 GHz	SNR		58.8		dBFS	
Total Harmonic Distortion (25 harmonics) FS = 1.33 Gsps Fin = 1.3 GHz	THD		68		dBFS	
Spurious Free Dynamic Range FS = 1.33 Gsps Fin = 1.3 GHz	SFDR		70		dBFS	
Broad band Performances						
Noise Power Ratio Notch centered on 800 MHz, notch width 10MHz on 770MHz -1450 MHz band (~700Mhz pattern) 1.5 Gsps at optimum loading factor of -14 dBFS	NPR		48		dB	
Noise Power Ratio Notch centered on 1100 MHz, notch width 10Mhz on 770MHz -1450 MHz band 1.5 Gsps at optimum loading factor of -14 dBFS	NPR		48		dB	

Notes

1- value without taken into account 3rd order harmonic (H3).

2.5. Timing Characteristics and Switching Performances

Unless otherwise stated, requirements apply over the full operating temperature range (for performance) and at all power supply conditions

Table 5. Timing characteristics and Switching Performances

Parameter	Symbol	Min	Typ	Max	Unit	Note
SWITCHING PERFORMANCE AND CHARACTERISTICS						
Maximum clock frequency ⁽¹⁾ 1:1 DEMUX Ratio 1:2 DEMUX Ratio				1000 1500	MHz	
Minimum clock frequency ⁽¹⁾				300	MHz	
Maximum Output Rate per port (Data and Data Ready) 1:1 DEMUX Ratio 1:2 DEMUX Ratio				1000 750	Mbps	
Analogue input frequency		10		1500	MHz	
BER				TBD (10 ⁻¹²)	Error/sample	
TIMING						
ADC settling time (VIN-VINN = 400 mV pp)	TS		TBD		ps	
Overvoltage recovery time	ORT			TBD	ps	
ADC step response (10% to 90%)			170		ps	
Overshoot			TBD		%	
Ringback			TBD		%	
Sampling Clock duty cycle			50		%	
Minimum clock pulse width (high)	TC1	0.3		1.5	ns	
Minimum clock pulse width (low)	TC2	0.3		1.5	ns	
Aperture delay ⁽¹⁾	TA		TBD		ns	
Internal clock Jitter				100	fsrms	
Output rise/fall time for DATA (20% to 80%) ⁽³⁾	TR/TF		TBD		ps	3
Output rise/fall time for DATA READY (20% to 80%) ⁽²⁾	TR/TF		TBD		ps	3
Data output delay ⁽⁴⁾	TOD		TBD		ps	3
Data Ready output delay ⁽⁴⁾	TDR		TBD		ps	3
	TOD – TDR		0		ps	3
Output Data to Data Ready propagation delay ⁽⁵⁾	TD1		TBD		ps	3
Data Ready to Output Data propagation delay ⁽⁵⁾	TD2		TBD		ps	3
Output Data Pipeline delay 1:1 DEMUX Ratio 1:2 DEMUX Ratio	TPD		TBD TBD		Clock cycle	
Data Ready Pipeline delay 1:1 DEMUX Ratio 1:2 DEMUX Ratio port A 1:2 DEMUX Ratio port B			4 4 3		Clock cycle	
SYNC to DR, DRN 1:1 DEMUX Ratio 1:2 DEMUX Ratio	TRDR	TBD TBD			ps	

Parameter	Symbol	Min	Typ	Max	Unit	Note
SYNC min pulse duration		TBD			ps	

- Notes
1. See Definition Of Terms.
 2. Data Ready outputs are active on both rising and falling edges (DR/2 mode)
 3. $100\Omega // C_{LOAD} = 2pF // 2nH$ termination (for each single-ended output). Termination load parasitic capacitance derating value: 50ps/pF (LVDS).
 4. TOD and TDR propagation times are defined at package input/outputs. They are given for reference only.
 5. Values for TD1 and TD2 are given for a 1.33 Gsps external clock frequency (50% duty cycle). For different sampling rates, apply the following formula: $TD1 = T/2 + (TOD-TDR)$ and $TD2 = T/2 - (TOD-TDR)$, where T=clock period. This places the rising edge (True-False) of the differential Data ready signal in the middle of the Output Data Valid window. This gives maximum setup and hold times for external acquisition. The difference (TD1-TD2) gives information if Data Ready is centered on the output data. If Data Ready is in middle $TD1 = TD2 = T_{data}/2$. This places the rising edge (True-False) of the differential Data Ready signal in the middle of the Output Data valid window. This gives maximum setup and hold times for external data acquisition.

2.6. Timing Diagrams

Figure 1 Principle of operation, DMUX 1:1




Figure 2 Principle of operation, DMUX 1:2




Figure 3 Power up reset Timing diagram (1:1 DMUX)





Figure 4 External reset Timing diagram (1:1 DMUX)



2.7. Definition of Terms

Abbreviation	Term	Definition
(Fs max)	<i>Maximum Sampling Frequency</i>	Sampling frequency for which ENOB < 6bits
(Fs min)	<i>Minimum Sampling frequency</i>	Sampling frequency for which the ADC Gain has fallen by 0.5dB with respect to the gain reference value. Performances are not guaranteed below this frequency.
(BER)	<i>Bit Error Rate</i>	Probability to exceed a specified error threshold for a sample at maximum specified sampling rate. An error code is a code that differs by more than +/- 16 LSB from the correct code.
(FPBW)	<i>Full power input bandwidth</i>	Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at Full Scale -1 dB (- 1 dBFS).
(SSBW)	<i>Small Signal Input bandwidth</i>	Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at Full Scale -10 dB (- 10 dBFS).
(SINAD)	<i>Signal to noise and distortion ratio</i>	Ratio expressed in dB of the RMS signal amplitude, set to 1dB below Full Scale (- 1 dBFS), to the RMS sum of all other spectral components, including the harmonics except DC.
(SNR)	<i>Signal to noise ratio</i>	Ratio expressed in dB of the RMS signal amplitude, set to 1dB below Full Scale, to the RMS sum of all other spectral components excluding the twenty five first harmonics.
(THD)	<i>Total harmonic distortion</i>	Ratio expressed in dB of the RMS sum of the first twenty five harmonic components, to the RMS input signal amplitude, set at 1 dB below full scale. It may be reported in dB (i.e., related to converter -1 dB Full Scale), or in dBc (i.e., related to input signal level).
(SFDR)	<i>Spurious free dynamic range</i>	Ratio expressed in dB of the RMS signal amplitude, set at 1dB below Full Scale, to the RMS value of the highest spectral component (peak spurious spectral component). The peak spurious component may or may not be a harmonic. It may be reported in dB (i.e., related to converter -1 dB Full Scale), or in dBc (i.e., related to input signal level).
(ENOB)	<i>Effective Number Of Bits</i>	$\text{ENOB} = \frac{\text{SINAD} - 1.76 + 20 \log (A / \text{FS}/2)}{6.02}$ Where A is the actual input amplitude and FS is the full scale range of the ADC under test
(DNL)	<i>Differential non linearity</i>	The Differential Non Linearity for an output code i is the difference between the measured step size of code i and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL (i). DNL error specification of less than 1 LSB guarantees that there are no missing output codes and that the transfer function is monotonic.
(INL)	<i>Integral non linearity</i>	The Integral Non Linearity for an output code i is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition. INL (i) is expressed in LSBs, and is the maximum value of all INL (i) .
(TA)	<i>Aperture delay</i>	Delay between the rising edge of the differential clock inputs (CLK, CLK _N) (zero crossing point), and the time at which (V _{IN} , V _{INN}) is sampled.
(JITTER)	<i>Aperture uncertainty</i>	Sample to sample variation in aperture delay. The voltage error due to jitter depends on the slew rate of the signal at the sampling point.
(TS)	<i>Settling time</i>	Time delay to achieve 0.2 % accuracy at the converter output when a 80% Full Scale step function is applied to the differential analog input.
(ORT)	<i>Overshoot recovery time</i>	Time to recover 0.2 % accuracy at the output, after a 150 % full scale step applied on the input is reduced to midscale.
(TOD)	<i>Digital data Output delay</i>	Delay from the rising edge of the differential clock inputs (CLK, CLK _N) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load.
(TDR)	<i>Data ready output delay</i>	Delay from the falling edge of the differential clock inputs (CLK, CLK _N) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load.

Abbreviation	Term	Definition
(TD1)	<i>Time delay from Data transition to Data Ready</i>	This gives maximum setup and hold times for external acquisition. The difference (TD1-TD2) gives information if Data Ready is centered on the output data. If Data Ready is in middle $TD1 = TD2 = T_{data}/2$.
(TD2)	<i>Time delay from Data Ready to Data</i>	This places the rising edge (True-False) of the differential Data Ready signal in the middle of the Output Data valid window. This gives maximum setup and hold times for external data acquisition
(TC)	<i>Encoding clock period</i>	TC1 = Minimum clock pulse width (high) TC = TC1 + TC2 TC2 = Minimum clock pulse width (low)
(TPD)	<i>Pipeline Delay</i>	Number of clock cycles between the sampling edge of an input data and the associated output data being made available, (not taking in account the TOD).
(TRDR)	<i>Data Ready reset delay</i>	Delay between the falling edge of the Data Ready output asynchronous Reset signal (RSTN) and the reset to digital zero transition of the Data Ready output signal (DR).
(TR)	<i>Rise time</i>	Time delay for the output DATA signals to rise from 20% to 80% of delta between low level and high level.
(TF)	<i>Fall time</i>	Time delay for the output DATA signals to fall from 20% to 80% of delta between low level and high level.
(PSRR)	<i>Power supply rejection ratio</i>	Ratio of input offset variation to a change in power supply voltage.
(NRZ)	<i>Non return to zero</i>	When the input signal is larger than the upper bound of the ADC input range, the output code is identical to the maximum code and the Out of Range bit is set to logic one. When the input signal is smaller than the lower bound of the ADC input range, the output code is identical to the minimum code, and the Out of range bit is set to logic one. (It is assumed that the input signal amplitude remains within the absolute maximum ratings).
(IMD)	<i>InterModulation Distortion</i>	The two tones intermodulation distortion (IMD) rejection is the ratio of either input tone to the worst third order intermodulation products.
(NPR)	<i>Noise Power Ratio</i>	The NPR is measured to characterize the ADC performance in response to broad bandwidth signals. When applying a notch-filtered broadband white-noise signal as the input to the ADC under test, the Noise Power Ratio is defined as the ratio of the average out-of-notch to the average in-notch power spectral density magnitudes for the FFT spectrum of the ADC output sample test.
(VSWR)	<i>Voltage Standing Wave Ratio</i>	The VSWR corresponds to the ADC input insertion loss due to input power reflection. For example a VSWR of 1.2 corresponds to a 20dB return loss (ie. 99% power transmitted and 1% reflected).

3 Pin Description

Figure 5 Pin Mapping FpBGA (Top View)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
A	DGND	A8	A10N	A10	A11	A11N	NC DGND	DR	B11N	B11	B10	B10N	B8	DGND	A
B	NC DGND	NC DGND	A8N	NC DGND	A9	NC DGND	NC DGND	DRN	NC (DGND)	B9	NC DGND	B8N	NC DGND	NC DGND	B
C	A6N	NC DGND	NC DGND	NC DGND	A9N	NC DGND	DGND	DGND	NC (DGND)	B9N	NC DGND	NC DGND	NC DGND	B6N	C
D	A6	A7	A7N	DGND	DGND	VCCD	VCCD	VCCD	VCCD	DGND	DGND	B7N	B7	B6	D
E	NC (DGND)	PCB_AN	PCB_A	DGND	DGND	VCCD	VCCD	VCCD	VCCD	DGND	DGND	PCB_B	PCB_BN	NC (DGND)	E
F	NC (DGND)	A5	A5N	VCCD	VCCD	AGND	AGND	AGND	AGND	VCCD	VCCD	B5N	B5	NC (DGND)	F
G	A4	A4N	NC (DGND)	NC (DGND)	DGND	AGND	AGND	AGND	AGND	DGND	NC (DGND)	NC (DGND)	B4N	B4	G
H	A3	A3N	NC (DGND)	NC (DGND)	DGND	AGND	AGND	AGND	AGND	DGND	NC (DGND)	NC (DGND)	B3N	B3	H
J	A2N	A0	A0N	VCC3	VCC3	AGND	AGND	AGND	AGND	VCC3	VCC3	B0N	B0	B2N	J
K	A2	NC (DGND)	NC (DGND)	DGND	DGND	AGND	VCC5	VCC5	AGND	DGND	DGND	NC DGND	NC DGND	B2	K
L	A1	NC (DGND)	NC (DGND)	DGND	RS	VCC5	VCC5	VCC5	VCC5	DGND	mosi	mode_n	NC DGND	B1	L
M	A1N	NC (DGND)	GA	OA	TM_n	VCC5	VCC5	AGND	AGND	SDA	SDAEN_n	reset_n	NC DGND	B1N	M
N	NC (DGND)	DIODEC	SYN CN	DGND	CLKN	AGND	AGND	AGND	AGND	AGND	AGND	CA	reserved	CMIREF	N
P	DGND	DIODEA	SYNC	DGND	CLK	AGND	AGND	AGND	VIN	VINN	AGND	sdk	std_n	DGND	P
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

Table 6. Pin description FpBGA

Signal Name	Pin number	Function	Dir.	Equivalent Simplified Schematics
POWER SUPPLIES				
V _{CC5}	K7; K8; L6; L7;L8; L9; H6;H7	5.2V analog supply (Front-end Track & Hold circuitry) Referenced to AGND	N/A	
V _{CC3}	J4;J5;10;J11	3.3V power supply (ADC Core, Regeneration and Logic, DEMUX circuitry and Timing circuitry) Referenced to AGND	N/A	
V _{CC0}	F4;F5;D6;E6;D7; E7;D8;E8;D9; E9;F10;F11	2.5V digital power supply (output buffers) Referenced to DGND	N/A	
DGND	A1;A14;C7;C8; D4;D5;D10;D11; E4;E5;E10;E11; G5;G10;H5; H10;K4;K5;K10; K11;L4;L10;P1; P14	Digital Ground DGND should be separated from AGND on board (the two planes can be reunited via 0 ohm resistors)	N/A	
AGND	F6;F7;F8;F9;G6; G7;G9;G9;H6; H7;H8;H9;J6.J7; J8;J9;K6;K9; M8;M9;N6;N7; N8;N9;N10;N11; P6;P7;P8;P11	Analogue Ground AGND should be separated from DGND on board (the two planes can be reunited via 0 ohm resistors)	N/A	
ANALOG INPUTS				
V _{IN} V _{INN}	P9 P10	Analogue input (differential) with internal common mode at 3.1V It should be driven in AC coupling. Analogue input is sampled and converted (10-bit) on each positive transition of the CLK input. Equivalent internal differential 100 Ω input resistor.	I	
CLOCK INPUTS				

Signal Name	Pin number	Function	Dir.	Equivalent Simplified Schematics
CLK CLKN	P5 N5	Master sampling clock input (differential) with internal common mode. It should be driven in AC coupling. Equivalent internal differential 100 Ω input resistor.	I	
RESET INPUT				
SYNC SYNCN	P3 N3	Reset input (active low). It is available in case it is necessary to reset the ADC during operation (it is not mandatory to perform an external reset on the ADC for proper operation of the ADC as a power up reset is already implemented). This reset is Synchronous, it is LVDS compatible. It is active low.	I	
DIGITAL OUTPUTS				
A0, A0N A1, A1N A2, A2N A3, A3N A4, A4N A5, A5N A6, A6N A7, A7N A8, A8N A9, A9N A10, A10N A11, A11N	J2;J3 L1;M1 K1;J1 H1;H2 G1;G2 F2;F3 D1;C1 D2;D3 A2;B3 B5;C5 A4;A3 A5;A6	In-phase (Ai) and inverted phase (AiN) digital outputs on DEMUX Port A (with i = 0...11) Differential LVDS signal A0 is the LSB, A11 is the MSB The differential digital output data is transmitted at clock rate divide by DMUX ratio (refer to RS0 and RS1 settings). Each of these outputs should be terminated by 100 Ω differential resistor placed as close as possible to the differential receiver.	O	

Signal Name	Pin number	Function	Dir.	Equivalent Simplified Schematics
B0, B0N B1, B1N B2, B2N B3, B3N B4, B4N B5, B5N B6, B6N B7, B7N B8, B8N B9, B9N B10, B10N B11, B11N	J13;J12 L14;M14 K14;J14 H14;H13 G14;G13 F13;F12 D14;C14 D13;D12 A13;B12 B10;C10 A11; A12 A10;A9	In-phase (Bi) and inverted phase (BiN) digital outputs on DEMUX Port B (with i = 0...11) Differential LVDS signal B0 is the LSB, B11 is the MSB The differential digital output data is transmitted at clock rate divide by DMUX ratio (refer to RS0 and RS1 settings). Each of these outputs should be terminated by 100 Ω differential resistor placed as close as possible to the differential receiver.	O	
PCB_A PCB_AN	E3; E2	Parity Check Bit port A	O	
PCB_B PCB_BN	E12 E13	Parity Check Bit port B	O	
DR DRN	A8 B8	In-phase (DR) and inverted phase (DRN) global data ready digital output clock Differential LVDS signal The differential digital output clock is used to latch the output data on rising and falling edge. The differential digital output clock rate is (CLK/2) divided by the DMUX ratio (provided by RS0 and RS1 pins). This differential digital output clock should be terminated by 100 Ω differential resistor placed as close as possible to the differential receiver.	O	

ADDITIONAL FUNCTIONS				
reserved	N13	Reserved/ To keep NC	I	Driving by resistor: 10 ohm or 10 kohm Driving by voltage: 0.5 V or 2 V
TM_n	M5	Test Mode	I	
RS	L5	DEMUX Ratio Selection	i	
SDAEN_n	M11	Sampling delay adjust enable	I	
SDA	M10	Sampling delay adjust	I	Variation on AP node: from $2/(VCC3/3) - 0.5 V$ to $2/(VCC3/3) + 0.5 V$
GA	M3	Gain Adjust	I	
OA	M4	Offset Adjust	i	
CA	N12	Clock adjust (not implemented in this revision	I	must be connected to 2.2V through a potential divider.
mode_n	L12	3WSI Enable (active Low) "1" → 3WSI not active "0" → 3WSI active	I	
sclk	P12	3WSI write only clock. Serial data on mosi signal is shifted into 3WSI synchronously to this signal on positive transition of sck.	I	
mosi	L11	3WSI write only serial data input. Shifted into 3WSI while sld_n is active (low).	I	
Sld_n	P13	3WSI write only Serial load enable input. When this signal is active (low), sck is used to clock data present on mosi signal.	I	
CMIRef	N14	Input common mode		
Reset_n	M12	3WSI write only asynchronous reset input signal. This signal allows to reset internal values of the 3WSI to their default value.	I	
DIODEA	P2	Die Junction temperature monitoring (anode)		
DIODEC	N2	Die Junction temperature monitoring (cathode)		
NC(DGND)	B9;C9;E1;F1;E14;F14;G3;G4;G11;G12;H3;H4;H11;H12;K2;K3;L2;L3;M2;N1	Non connected pins, to be connected on board to DGND		


4 Functional Description

4.1. List of functions

- External synchronous LVDS reset (SYNC, SYNCN)
- Write only 3WSI-like digital interface (gain, offset, sampling delay adjust, DMUX ratio selection, test modes)
- ADC Gain adjust
- ADC Offset adjust
- Sampling delay adjust
- Dynamic Test Mode (alignment sequence)
- Data Ready common to the 2 output ports
- HSR function
- RES function
- TRIGGER function

Table 7. Function Descriptions

Name	Function
V _{CC5}	5.2V Power supply
V _{CC3}	3.3V Power supply
V _{CC0}	2.5V Power supply
GND	Ground
GNDO	Digital Ground for outputs
VIN,VINN	Differential Analog Input
CLK,CLKN	Differential Clock Input
[A0:A11] [A0N:A11N]	Differential Output Data on port A
PCB_A, PCB_AN	Parity check bit port A
[B0:B11] [B0N:B11N]	Differential Output Data on port B
PCB_B, PCB_BN	Parity check bit port B
DR,DRN	Global Differential Data Ready
RS	DEMUX Ratio select
SYNC, SYNCN	External reset
TM_n	Test Mode Enable
SDA	Sampling Delay Adjust input
SDAEN_n	Sampling Delay Adjust Enable
GA	Gain Adjust input.
OA	Offset adjust input
DIODEA, DIODEC	Diode for die junction temperature monitoring
Sck, sld_n, reset_n, mosi, mode_n	3WSI write only pins
CMIRef	Input common mode
CA	Clock Adjust (not implemented in this revision) Must be connected to 2.2V



The different functions could be enabled by external dedicated command pin and/or 3WSI interface according the table below.

Table 8. ADC Mode Settings – Summary by external or by the 3WSI

Function	3WSI	External command pin	Description
TM_n	yes	yes	Test mode ON/OFF (Active LOW)
TESTTYPE	yes (2 bits)	no	Test Type : dynamic or static pattern (static pattern : 3WSI only)
SDAEN_n	yes	yes (fine only)	Sampling Delay Adjust ON/OFF (Active LOW)
SDA_fine	yes (8 bits)	R (2,2V +/-0,5V)	SDA Fine tuning (0->255 for 3wsi or 1,7V->2,7V external)
SDA_coarse	yes (2 bits)	no	SDA Coarse tuning (3WSI Only) : "00"->0ps, "01"->30ps, "10"->60ps, "11"->90ps
RS	yes	yes	Demux Ratio Select : "1" : 1:2 mode, "0" : 1:1 mode
GAIN ADJUST	yes (10 bits)	yes (2,2V +/-0,5V)	Gain Adjust (0->1023 for 3wsi or 1,7V->2,7V external)
OFFSET ADJUST	yes (10 bits)	yes (2,2V +/-0,5V)	Offset Adjust (0->1023 for 3wsi or 1,7V->2,7V external)
mode_n	no	yes	3wsi ON/OFF (Active LOW, all other settings are external if OFF)
trig_sel_n	yes	no	SYNC Behavior : "1" : Trigger Mode, "0" : Synchronization Mode
res	yes	no	SYNC Active Edge ("1" : falling, "0" : rising)
hsr	yes	no	Sampling Rate Mode (1:1 demux ratio) : "1" : Half speed, "0" : Full Speed

4.2. External Reset (SYNC, SYNCN)

An external LVDS reset (SYNC, SYNCN) is available in case it is necessary to reset the ADC during operation (it is not mandatory to perform an external reset on the ADC for proper operation of the ADC as a power up reset is already implemented). This reset is LVDS compatible. It is active low. It is asynchronous but is related internally to the sampling clock.

4.3. Mode (mode_n) function

It is possible to activate the digital interface via the mode_n signal, external command

The coding table for the mode is given in [Table 9](#).

Table 9. Mode coding


Function	Logic Level	Electrical Level	Description
Mode_n	0	10 Ω to ground	Digital interface active
	1	10 K Ω to ground	Digital interface inactive (default mode)
		N/C	

Description of the 3WSI interface are described in 4.12


4.4. DEMUX Ratio Select (RS) function

Two DEMUX Ratios can be selected via the RS pin or via the 3WSI.

ADC in 1:1 Ratio



ADC in 1:2 Ratio



Note that Data of the different ports are synchronous: they appear at the same instant on each port.

4.4.1. DEMUX ratio selection with the external command (RS pin)

Two DEMUX Ratios can be selected thanks to pin RS according to the table below

Table 10. Ratio Select coding

Function	Logic Level	Electrical Level	Description
RS	0	10 Ω to ground	1:1 DEMUX Ratio (Port A)
	1	10 K Ω to ground	1:2 DEMUX Ratio (Ports A and B)
		N/C	

4.4.2. DEMUX ratio selection with 3WSI

This mode is selectable when WSI interface (Mode_n = 0) is activated and when the bit D0 of the state register is set to 0.

Please refer to State register coding for more details in section 4.12

Table 11. State register Coding

Label		Coding	Description	Default Value
RS	D0	0	1:1 DMUX mode	1
		1	1:2 DMUX mode	

4.5. Test Mode (TM_n) function

This mode can be selected thanks to pin TM_n according to the table below or 3WSI interface.

4.5.1. Test Mode with the external command (TM_n pin)

One dynamic test mode is made available in order to test the outputs of the ADC; this test mode corresponds to a pseudo random sequence with a period of 16.

The coding table for the Test mode is given in Table 12.

Table 12. Test Mode coding

Function	Logic Level	Electrical Level	Description
TM_n	0	10 Ω to ground	Alignment pattern ON (period of 16) see Figure 6
	1	10 K Ω to ground	Normal conversion mode (default mode)
		N/C	

4.5.2. Test Mode with 3WSI

This mode is selectable when 3WSI interface (Mode_n = 0) is activated and when the bit D2 of the stare register is set to 0.

Please refer to State register coding for more details in section 4.12

Description

Table 13. Test register Coding (Address 0101)

Label	Coding	Description	Default Value
TEST TYPE <1:0>	00	VOL Test mode ON	11
	01	VOH Test mode ON	
	10	Unused	
	11	Alignment Pattern ON (period 16)	

Test Mode functionalities

Notes: Alignment pattern is described in Figure 6.

Goals:

Validation at full speed of interface between ADC and FPGA in both DMUX 1:1 or DMUX 1:2 modes.
Verification of synchronization of output data between different ADC (Output data shift after external synchronization pulse).

Basic Sequence

Period of 16 cycles of output datarate.

Slow transitions at datarate/4 or datarate/2 (full swing).

Fast transitions at datarate (reduced swing).

Easy to use for synchronization (start with four consecutive "0").


Output Data

Adapted to DMUX mode to have validation at full datarate in each mode.

Same data between port A and Port B in DMUX 1:2 mode

Parity Bit (PC) handled like other bits (no parity calculation) during Test mode.

Figure 6 Alignment pattern timing diagram



4.6. Sampling Delay adjust (SDA)

Sampling delay adjust (SDA pin) allows to tune the sampling ADC aperture delay (TA) around its nominal value.

This feature is particularly interesting for interleaving ADCs to increase sampling rate.

This function could be activated either by external command or the 3WSI.

4.6.1. Sampling Delay adjust (SDA) function with the external command (SDA pin)

This functionality is enabled thanks to the SDAEN_n signal, which is active at low level (when tied to ground) and inactive at high level (10 KΩ to Ground, or tied to V_{CC3} = 3.3V, or left floating).

The coding table for the SDAEN_n is given in Table 14. .

Table 14. SDAEN_n coding

Function	Logic Level	Electrical Level	Description
SDAEN_n	0	10 Ω to ground	Sampling delay adjust enabled
	1	10 KΩ to ground	Sampling delay adjust disabled
		N/C	

Description :

With the external command (SDA pin), it is possible to tune the sampling ADC aperture delay by applying a control voltage on SDA pin.
Typical tuning range is + / - 15 ps for applied control voltage varying between +/- 0.5V around $2 \cdot V_{cc3}/3$ on SDA pin.

If not used, this function should be disabled via SDAEN_n set to high level.

4.6.2. Sampling Delay adjust (SDA) function with 3WSI interface

This mode is selectable when 3WSI interface (Mode_n = 0) is activated and when the bit D1 (SDAEN_n) of the stare register is set to 0.

Please refer to State register coding for more details in section 4.12

Description

Table 15. SDA register Mapping (Address 0011)

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
SDA fine <7:0>										SDA coarse<1:0>	

Table 16. SDA register description

Description	Default register Value	Default parameter value	Register value for Max Value	Parameter Max Value	Register value for Min Value	Parameter Min Value	Step
Sampling Delay Adjust coarse	0x02	60 ps	0x03	90 ps	0x00	0 ps	30 ps
Sampling Delay Adjust fine	0x00	0 ps	0xFF	30 ps	0x00	0 ps	120 fs

Total SDA delay is given by SDA coarse value in addition to SDA fine value.
SDA coarse register [1:0] allows a variation step of 0, 30ps, 60ps or 90ps.
SDA fine register [7:0] allows a fine step of 120fs between a range of 0 to 30ps

So the Sampling Delay adjusts with the 3WSI interface could vary from 0ps up to 120ps with a step of 120fs.

4.7. Gain Adjust (GA) function

This function allows adjusting ADC Gain so that it can always be tuned to 1.0
This function could be activated either by external command or the 3WSI.

4.7.1. Gain Adjust function with the external command (GA pin)

The ADC Gain can be tuned by +/-10% by tuning the voltage applied on GA by +/- 0.5V around $2 \cdot V_{cc3}/3$.

4.7.2. Gain Adjust function with the 3WSI

This mode is selectable when 3WSI interface (Mode_n = 0) is activated. Please refer to State register coding for more details in section 4.12

Description

Table 17. GA register mapping (Address 0001)

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
GA<9:0>											

The ADC Gain can be tuned by +/-10% by step of 0.8LSB.

Table 18. GA register description

Description	Default register Value	Default parameter value	Register value for Max Value	Parameter Max Value	Register value for Min Value	Parameter Min Value	Step
GA register <9:0>	0x200	1 (500mVpp 4096 LSB)	0x3FF	1.10 (550 mVpp 4506 LSB)	0x000	0.90 (450mVpp 3686 LSB)	0.0002 (0.097mV 0.8LSB)

4.8. Offset Adjust (OA) function

This function allows to adjust ADC Offset so that it can always be tuned to mid-code 2048. This function could be activated either by external command or the 3WSI.

4.8.1. Offset Adjust function with the external command (OA pin)

The ADC Offset can be tuned by +/-195 LSB (+/- 23.8 mV) by tuning the voltage applied on OA by +/- 0.5V around $2 \cdot V_{cc3}/3$. $2 \cdot V_{cc3}/3 + 0.5V$ gives the most negative offset variation and $2 \cdot V_{cc3}/3 - 0.5V$ gives the most positive offset variation

4.8.2. Offset Adjust function with the 3WSI

This mode is selectable when 3WSI interface (Mode_n = 0) is activated. Please refer to State register coding for more details in section 4.12

Description

Table 19. OA register Mapping (Address 0010)

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
OA<9:0>											

The ADC offset can be tuned by +/-195LSB by step of 0.38LSB.

Table 20. OA register Description

Description	Default register Value	Default parameter value	Register value for Max Value	Parameter Max Value	Register value for Min Value	Parameter Min Value	Step
Offset Adjust	0x200	0 LSB	0x000	+195 LSB (+23.8 mV)	0x3FF	-195 LSB (-23.8 mV)	0.38 LSB (0.046 mV)

4.9. HSR function

This function is only selectable via the 3WSI.
Please refer to State register coding for more details in section 4.12

In DMUX1:1 it allows to output data faster up to 1GHz instead of half speed (by default) and thanks a consumption increase.

4.10. RES function

This function is only selectable via the 3WSI.
Please refer to State register coding for more details in section 4.12


This function allows changing the active edge of the SYNC signal

4.11. TRIGGER function

This function is only selectable via the 3WSI.
Please refer to State register coding for more details in section 4.12

This function allows to help to synchronise multiple ADCs.
The pulse applied on SYNC is outputted after pipeline on the Parity Check pins (PCB_A) & (PCB_B) in DMUX 1:2.

Figure 7 Trigger mode diagram



4.12. ADC 3WSI Description (ADC Controls)

The digital interface of the ADC is activated via the mode_n signal (active low).

4.12.1. 3WSI timing description

The 3WSI is a synchronous write only serial interface made of 4 wires:

- "reset_n" : asynchronous 3WSI reset, active low
- "sck" : serial clock input
- "sld_n" : serial load enable input
- "mosi" : serial data input.

The 3WSI gives a "write-only" access to up to 16 different internal registers of up to 12 bits each. The input format is fixed with always 4 bits of register address followed by always 12 bits of data. **Address and data are entered MSB first.**

The write procedure is fully synchronous with the clock rising edge of "sck" and described in the write chronogram hereafter.

"sld_n" and "mosi" are sampled on each rising clock edge of "sck" (clock cycle).

"sld_n" must be set at "1" when no write procedure is done.

A write starts on the first clock cycle with "sld_n" at "0". "sld_n" must stay at "0" during the complete write procedure.

In the first 4 clock cycles with "sld_n" at "0", 4 bits of register address from MSB (a[3]) to LSB (a[0]) are entered.

In the next 12 clock cycles with "sld_n" at "0", 12 bits of data from MSB (d[11]) to LSB (d[0]) are entered.

This gives 16 clock cycles with "sld_n" at "0" for a normal write procedure.

A minimum of one clock cycle with "sld_n" returned at "1" is requested to end the write procedure, before the interface is ready for a new write procedure.

Any clock cycle with "sld_n" at "1" before the write procedure is completed interrupts this procedure and no data transfer to internal registers is done.

Additional clock cycles with "sld_n" at "0" after the parallel data transfer to the register (done at 15th consecutive clock cycle with "sld_n" at "0") do not affect the write procedure and are ignored.


It is possible to have only one clock cycle with "sld_n" at "1" between two following write procedures.

12 bits of data must always be entered even if the internal addressed register has less than 12 bits. Unused bits (usually MSB's) are ignored. Bit signification and bit position for the internal registers are detailed in the chapter "Registers".

The "reset" pin combined with the "sld_n" pin can be used as a reset to program the chip to the "reset setting".

- "reset_n" high: no effect
- "reset_n" low and "sld_n" low: programming of registers to default values

Figure 8 3WSI Timing Diagram



Timings related to 3WSI are given in the table below

Table 21. 3WSI Timings

Name	Parameter	Min	Typ	Max	Unit	Note
Tsck	Period of sck	10			ns	
Twsck	High or low time of sck	5			ns	
Tssld_n	Setup time of sldn before rising edge of sck	4			ns	

Name	Parameter	Min	Typ	Max	Unit	Note
Thsld_n	Hold time of sld_n after rising edge of sck	2			ns	
Tsmosi	Setup time of mosi before rising edge of sck	4			ns	
Thmosi	Hold time of sdata after rising edge of sck	2			ns	
Twreset_n	Minimum low pulse width of reset	5			ns	
Tdreset_n	Minimum delay between an edge of reset and the rising edge of sck	10			ns	

4.12.2. 3WSI: Address and Data Description

This 3WSI is activated with the control bit sld_n going low (please refer to “write timing” in next section).

The length of the word is 16 bits: 12 for the data and 4 for the address.

The maximum serial logic clock frequency is 100MHz.

Table 22. Registers Mapping

Address	Label	Description	Default Setting
0000	State Register	DMUX ratio Selection Sampling Delay Adjust Enable Test Mode Enable Output clock division ratio selection Trigger mode selection	0x7FF
0001	GA Register	Gain adjust register	0x200
0010	OA Register	Offset adjust register	0x200
0011	SDA Register	Sampling delay adjust register	0x002
0100	CA	Reserved	0x1F
0101	Test Register	Test modes register	0x03
0110		reserved	
0111		reserved	
1000 to 1111		reserved	

4.12.3. State Register (address 0000)

Table 23. State register Mapping (Address 0000)

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
reserved		TRIG_SEL_N	RES	HSR	reserved			TM_n	SDAEN_n	RS	

Table 24. State register Coding (Address 0000)

Label		Coding	Description	Default Value
RS	D0	0	1:1 DMUX mode	1
		1	1:2 DMUX mode	

Label		Coding	Description	Default Value
D1 SDAEN_n	D1	0	Sampling Delay Adjust function Enabled	1
		1	Sampling Delay Adjust function Disabled	
TM_n	D2	0	Test Mode ON (refer to register at address 0101)	1
		1	Test Mode OFF	
reserved	D3		Should be connected to 1	1
reserved	D4			1
reserved	D5			1
HSR	D6	0	Full Sampling rate mode in 1:1 DMUX Mode ON	1
		1	Half Sampling rate mode in 1:1 DMUX Mode ON	
RES	D7	0	RESET edge select: rising edge	1
		1	RESET edge select: falling edge	
TRIG_SEL_N	D8	0	Trigger mode (Trigger pulse on PCB_X if positive pulse on SYNC. Internal synchronization inhibited, where X = A or B)	1
		1	Synchronization mode (Synchronization of internal functions on positive pulse on SYNC)	
reserved	D9			1
reserved	D10			1
reserved	D11			1

- a) Notes:
- b) HDR: when the digital interface is not active, default mode is DMUX 1:1 at half sampling speed. When HSR is set to 0, power consumption will slightly increase in order to allow for 1Gsp/s operation in DMUX 1:1.
- c) Test pattern function "Always running" : Internal synchronization not affected by mode (TM_n) change.
- d) Bit D3, D4, D5, D9, D10, D11 are reserved.
- e) Synchronization and Trigger modes:

4.12.4. GA Register (address 0001)

Table 25. GA register Mapping (Address 0001)

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
GA<9:0>											

4.12.5. OA Register (address 0010)

Table 26. OA register Mapping (Address 0010)

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
OA<9:0>											

4.12.6. SDA Register (address 0011)

Table 27. SDA register Mapping (Address 0011)

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
SDA fine <7:0>										SDA coarse<1:0>	

4.12.7. CA Register (address 0100)

Table 28. CA register Mapping (Address 0100)

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
CA<4:0>											

Note : Not implemented in the revision.

Table 29. Registers 0001 to 0100 Summary

Address	Description	Default register Value	Default parameter value	Register value for Max Value	Parameter Max Value	Register value for Min Value	Parameter Min Value	Step
0001	Gain Adjust	0x200	1 (500mVpp 4096 LSB)	0x3FF	1.10 (550 mVpp 4506 LSB)	0x000	0.90 (450mVpp 3686 LSB)	0.032 (0.195mV 1.6LSB)
0010	Offset Adjust	0x200	0 LSB	0x000	+128 LSB (+15.6 mV)	0x3FF	-128 LSB (-15.6 mV)	0.25 LSB (0.03 mV)
0011	Sampling Delay Adjust coarse	0x02	60 ps	0x03	90 ps	0x00	0 ps	30 ps
	Sampling Delay Adjust fine	0x00	0 ps	0xFF	30 ps	0x00	0 ps	120 fs
0100	CA ⁽¹⁾	0x1F	NA	NA	NA	NA	NA	NA

Note 1 : Not applicable for this revision


4.12.8. Test Register (address 0101)

Table 30. Test register Mapping (Address 0101)

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
<Unused>										TEST TYPE	

5 Package Description

5.1. FpBGA package outline



6 Ordering Information

Table 31. Ordering information

Part Number	Package	Temperature Range	Screening Level	Comments
EVX12AS200ZPY	fpBGA196 RoHS	Ambient	Prototype	
EV10AS200ZPY-EB	fpBGA196 RoHS	Ambient	Prototype	Evaluation board

Table of contents

EV12AS200ZPY.....	1
12-bit 1.5 Gsps ADC	1
Datasheet - <i>Preliminary</i>	1
Main Features	1
Applications.....	1
1 GENERAL DESCRIPTION	2
1.1. Block diagram.....	2
1.2. Description.....	3
2 ELECTRICAL CHARACTERISTICS	4
2.1. Absolute Maximum Ratings.....	4
2.2. Recommended Conditions of Use.....	4
2.3. Electrical Characteristics	4
2.4. Dynamic Performance	6
2.5. Timing Characteristics and Switching Performances	8
2.6. Timing Diagrams	10
2.7. Definition of Terms	12
3 Pin Description	14
4 Functional Description	19
4.1. List of functions.....	19
4.2. External Reset (SYNC, SYNCN).....	20
4.3. Mode (mode_n) function.....	20
4.4. DEMUX Ratio Select (RS) function	20
4.5. Test Mode (TM_n) function	21
4.6. Sampling Delay adjust (SDA).....	22
4.7. Gain Adjust (GA) function.....	23
4.8. Offset Adjust (OA) function.....	24
4.9. HSR function	25
4.10. RES function.....	25
4.11. TRIGGER function.....	25
4.12. ADC WSI Description (ADC Controls).....	25
5 Package Description	30
5.1. FpBGA package outline.....	30
6 Ordering Information	31



How to reach us

Home page: www.e2v.com

Sales offices:

Europe Regional sales office

e2v ltd

106 Waterhouse Lane Chelmsford Essex CM1 2QU
England
Tel: +44 (0)1245 493493
Fax: +44 (0)1245 492492
mailto: enquiries@e2v.com

e2v sas

16 Burospace
F-91572 Bièvres Cedex
France
Tel: +33 (0) 16019 5500
Fax: +33 (0) 16019 5529
mailto: enquiries-fr@e2v.com

e2v gmbh

Industriestraße 29
82194 Gröbenzell
Germany
Tel: +49 (0) 8142 41057-0
Fax: +49 (0) 8142 284547
mailto: enquiries-de@e2v.com

Americas

e2v inc

520 White Plains Road
Suite 450 Tarrytown, NY 10591
USA
Tel: +1 (914) 592 6050 or
1-800-342-5338, Fax: +1
(914) 592-5148
mailto: enquiries-na@e2v.com

Asia Pacific Contact:

e2v ltd
11/F.,
Onfem Tower,
29 Wyndham Street,
Central, Hong Kong
Tel: +852 3679 364 8/9
Fax: +852 3583 1084
mailto: enquiries-ap@e2v.com

Product Contact:

e2v
Avenue de Rochepleine
BP 123 - 38521 Saint-Egrève Cedex
France
Tel: +33 (0)4 76 58 30 00
Hotline:
mailto: hotline-bdc@e2v.com

Notice:

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein. Users of e2v products are responsible for their own products and applications. e2v technologies does not assume liability for application support and assistance. e2v technologies reserves the right to modify, make corrections, improvements and other changes to its products and services at any time and to discontinue any product without notice. Customers are advised to obtain the latest relevant information prior to placing orders and should verify that such information is current and complete.